Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
A universal method for designing low-power carbon nanotube FET-based multiple-valued logic circuitsMoaiyeri, Mohammad Hossein ; Mirzaee, Reza Faghih ; Doostaregan, Akbar ; Navi, Keivan ; Hashemipour, OmidIET computers & digital techniques, 2013-07, Vol.7 (4), p.167-181 [Periódico revisado por pares]Stevenage: The Institution of Engineering and TechnologyTexto completo disponível |
|
2 |
Material Type: Artigo
|
A Digital 1.6 pJ/bit Chip Identification Circuit Using Process VariationsYing Su ; Holleman, J. ; Otis, B.P.IEEE journal of solid-state circuits, 2008-01, Vol.43 (1), p.69-77 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
3 |
Material Type: Artigo
|
Bilayer PseudoSpin Field-Effect Transistor (BiSFET): A Proposed New Logic DeviceBanerjee, S.K. ; Register, L.F. ; Tutuc, E. ; Reddy, D. ; MacDonald, A.H.IEEE electron device letters, 2009-02, Vol.30 (2), p.158-160 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
4 |
Material Type: Artigo
|
Static noise margin variation for sub-threshold SRAM in 65-nm CMOSCalhoun, B.H. ; Chandrakasan, A.P.IEEE journal of solid-state circuits, 2006-07, Vol.41 (7), p.1673-1679 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
5 |
Material Type: Artigo
|
A 0.2 V, 480 kb Subthreshold SRAM With 1 k Cells Per Bitline for Ultra-Low-Voltage ComputingTae-Hyoung Kim ; Liu, J. ; Keane, J. ; Kim, C.H.IEEE journal of solid-state circuits, 2008-02, Vol.43 (2), p.518-529 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
6 |
Material Type: Artigo
|
Leakage current reduction in CMOS VLSI circuits by input vector controlAbdollahi, A. ; Fallah, F. ; Pedram, M.IEEE transactions on very large scale integration (VLSI) systems, 2004-02, Vol.12 (2), p.140-154 [Periódico revisado por pares]Piscataway, NJ: IEEETexto completo disponível |
|
7 |
Material Type: Artigo
|
Energy-Efficient GHz-Class Charge-Recovery LogicSathe, V.S. ; Chueh, J.-Y. ; Papaefthymiou, M.C.IEEE journal of solid-state circuits, 2007-01, Vol.42 (1), p.38-47 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
8 |
Material Type: Ata de Congresso
|
A 180mV FFT processor using subthreshold circuit techniquesWang, A. ; Chandrakasan, A.2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519), 2004, p.292-529 Vol.1Piscataway, New Jersey: IEEETexto completo disponível |
|
9 |
Material Type: Artigo
|
A 21-GHz 8-Modulus Prescaler and a 20-GHz Phase-Locked Loop Fabricated in 130-nm CMOSDing, Yanping ; Kenneth, K.O.IEEE journal of solid-state circuits, 2007-06, Vol.42 (6), p.1240-1249 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
|
10 |
Material Type: Artigo
|
Design of Asynchronous Circuits for High Soft Error Tolerance in Deep Submicrometer CMOS CircuitsWeidong Kuang ; Peiyi Zhao ; Yuan, J.S. ; DeMara, R.F.IEEE transactions on very large scale integration (VLSI) systems, 2010-03, Vol.18 (3), p.410-422 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |