Result Number | Material Type | Add to My Shelf Action | Record Details and Options |
---|---|---|---|
1 |
Material Type: Artigo
|
![]() |
In-Memory Computing With Double Word Lines and Three Read Ports for Four OperandsLin, Zhiting ; Zhan, Honglan ; Li, Xuan ; Peng, Chunyu ; Lu, Wenjuan ; Wu, Xiulong ; Chen, JunningIEEE transactions on very large scale integration (VLSI) systems, 2020-05, Vol.28 (5), p.1316-1320 [Periódico revisado por pares]New York: IEEETexto completo disponível |
2 |
Material Type: Artigo
|
![]() |
Data Allocation Optimization for Hybrid Scratch Pad Memory With SRAM and Nonvolatile MemoryJingtong Hu ; Xue, C. J. ; Qingfeng Zhuge ; Wei-Che Tseng ; Sha, E. H.IEEE transactions on very large scale integration (VLSI) systems, 2013-06, Vol.21 (6), p.1094-1102 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
3 |
Material Type: Artigo
|
![]() |
Reconfigurable 2T2R ReRAM Architecture for Versatile Data Storage and Computing In-MemoryChen, Yuzong ; Lu, Lu ; Kim, Bongjin ; Kim, Tony Tae-HyoungIEEE transactions on very large scale integration (VLSI) systems, 2020-12, Vol.28 (12), p.2636-2649 [Periódico revisado por pares]New York: IEEETexto completo disponível |
4 |
Material Type: Artigo
|
![]() |
Resource-Efficient SRAM-Based Ternary Content Addressable MemoryAhmed, Ali ; Kyungbae Park ; Sanghyeon BaegIEEE transactions on very large scale integration (VLSI) systems, 2017-04, Vol.25 (4), p.1583-1587 [Periódico revisado por pares]IEEETexto completo disponível |
5 |
Material Type: Artigo
|
![]() |
Boosting NVDIMM Performance With a Lightweight Caching AlgorithmTsao, Che-Wei ; Chang, Yuan-Hao ; Kuo, Tei-WeiIEEE transactions on very large scale integration (VLSI) systems, 2018-08, Vol.26 (8), p.1518-1530 [Periódico revisado por pares]New York: IEEETexto completo disponível |
6 |
Material Type: Artigo
|
![]() |
Accelerated Addition in Resistive RAM Array Using Parallel-Friendly Majority GatesReuben, John ; Pechmann, StefanIEEE transactions on very large scale integration (VLSI) systems, 2021-06, Vol.29 (6), p.1108-1121 [Periódico revisado por pares]New York: IEEETexto completo disponível |
7 |
Material Type: Artigo
|
![]() |
DART: A Framework for Determining Approximation Levels in an Approximable Memory HierarchyYarmand, Roohollah ; Kamal, Mehdi ; Afzali-Kusha, Ali ; Pedram, MassoudIEEE transactions on very large scale integration (VLSI) systems, 2020-01, Vol.28 (1), p.273-286 [Periódico revisado por pares]New York: IEEETexto completo disponível |
8 |
Material Type: Artigo
|
![]() |
ROMANet: Fine-Grained Reuse-Driven Off-Chip Memory Access Management and Data Organization for Deep Neural Network AcceleratorsPutra, Rachmad Vidya Wicaksana ; Hanif, Muhammad Abdullah ; Shafique, MuhammadIEEE transactions on very large scale integration (VLSI) systems, 2021-04, Vol.29 (4), p.702-715 [Periódico revisado por pares]New York: IEEETexto completo disponível |
9 |
Material Type: Artigo
|
![]() |
Memristor MOS Content Addressable Memory (MCAM): Hybrid Architecture for Future High Performance Search EnginesEshraghian, Kamran ; Kyoung-Rok Cho ; Kavehei, Omid ; Soon-Ku Kang ; Abbott, Derek ; Sung-Mo Steve KangIEEE transactions on very large scale integration (VLSI) systems, 2011-08, Vol.19 (8), p.1407-1417 [Periódico revisado por pares]New York, NY: IEEETexto completo disponível |
10 |
Material Type: Artigo
|
![]() |
Computing in Memory With Spin-Transfer Torque Magnetic RAMJain, Shubham ; Ranjan, Ashish ; Roy, Kaushik ; Raghunathan, AnandIEEE transactions on very large scale integration (VLSI) systems, 2018-03, Vol.26 (3), p.470-483 [Periódico revisado por pares]IEEETexto completo disponível |