Prediction Router: A Low-Latency On-Chip Router Architecture with Multiple Predictors

Matsutani, H. ; Koibuchi, M. ; Amano, H. ; Yoshinaga, T.

IEEE transactions on computers, 2011-06, Vol.60 (6), p.783-799 [Periódico revisado por pares]

New York: IEEE

Texto completo disponível