Layout-conscious random topologies for HPC off-chip interconnects

Koibuchi, M. ; Fujiwara, I. ; Matsutani, H. ; Casanova, H.

2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), 2013, p.484-495

IEEE

Texto completo disponível